{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:52:57Z","timestamp":1725447177462},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811919","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:33Z","timestamp":1400262693000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Data dependency aware prefetch scheduling for Dynamic Partial reconfigurable designs"],"prefix":"10.1109","author":[{"family":"Jixin Zhang","sequence":"first","affiliation":[]},{"family":"Ning Xu","sequence":"additional","affiliation":[]},{"family":"Yuchun Ma","sequence":"additional","affiliation":[]},{"family":"Yu Wang","sequence":"additional","affiliation":[]},{"family":"Jinian Bian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065667"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429491"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"year":"0","key":"1"},{"journal-title":"HW-SW Partitioning for Architectures with Partial Dynamic Reconfiguration","year":"0","author":"banerjee","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.35"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/275107.275121","article-title":"Configuration pre-fetch for single context reconfigurable processors","author":"hauck","year":"1998","journal-title":"FPGA"},{"key":"9","first-page":"585","article-title":"Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems","author":"resano","year":"2003","journal-title":"Proc FPL"},{"key":"8","first-page":"97","article-title":"DAPR: Design automation for partially reconfigurable FPGAS","author":"yousuf","year":"2010","journal-title":"Proc ERSA"},{"key":"11","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1007\/s11265-006-7268-0","article-title":"Interprocedural compiler optimization for partial run-time reconfiguration","author":"panainte","year":"2006","journal-title":"J VLSI Signal Process Syst"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_3"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811919.pdf?arnumber=6811919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T11:07:03Z","timestamp":1565435223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811919","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}