{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:20:34Z","timestamp":1725535234424},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811920","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Incremental 3D NoC synthesis based on physical-aware router merging algorithm"],"prefix":"10.1109","author":[{"family":"Yuanyuan Li","sequence":"first","affiliation":[]},{"family":"Ning Xu","sequence":"additional","affiliation":[]},{"family":"Yuchun Ma","sequence":"additional","affiliation":[]},{"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2010.5686371"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796487"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667434"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751853"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244034"},{"key":"4","first-page":"60","article-title":"A method for integrating networkon-chip topologies with 3d ics","author":"kumar","year":"2011","journal-title":"ISVLSI"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.138"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CAD\/Graphics.2011.20"},{"key":"11","first-page":"273","article-title":"65 nm noc design: Opportunities and challenges","author":"pullini","year":"2007","journal-title":"Proc Int Symp Netw -on-Chips"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811920.pdf?arnumber=6811920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:26:36Z","timestamp":1490286396000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811920","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}