{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:25:28Z","timestamp":1729643128616,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811926","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Interconnect waveform calculation method with parameter variation"],"prefix":"10.1109","author":[{"given":"Goro","family":"Suzuki","sequence":"first","affiliation":[]},{"given":"Ryo","family":"Yamanaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"2","first-page":"201","article-title":"Model order reduction of rc interconnect including variation analysis","author":"lawrence","year":"1999","journal-title":"Proc of IEEE DAC"},{"journal-title":"IC Interconnect Analysis","year":"2002","author":"celik","key":"10"},{"key":"1","first-page":"705","article-title":"Com pact modeling of variational wave forms","author":"zolotov","year":"2007","journal-title":"Proc of IEEE ICCAD"},{"key":"7","first-page":"880","article-title":"Stochasuc analysts of interconnect performance in the presence of process variations","author":"wang","year":"2004","journal-title":"Proc of IEEE ICCAD"},{"key":"6","first-page":"381","article-title":"Variational delay metrics for interconnect timing analysis","author":"agarwa","year":"2004","journal-title":"Proc of IEEE DAC"},{"key":"5","first-page":"958","article-title":"Modeling interconnect variability using efficient parametric model order reduction","author":"li","year":"2005","journal-title":"Proc OflEEE DATE"},{"key":"4","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TCAD.2004.826583","article-title":"A multi-parameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models","author":"daniel","year":"2004","journal-title":"IEEE Trans An Computer-Aided Design"},{"key":"9","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/1278480.1278517","article-title":"accurate waveform modeling using singular value decomposition with applications to timing analysis","author":"ramalingam","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.920682"},{"key":"11","first-page":"2822","article-title":"VLSI interconnect delay analysis techniques for ramp input","volume":"52","author":"suzuki","year":"2009","journal-title":"Trans IPSJ"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811926.pdf?arnumber=6811926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:21:48Z","timestamp":1498137708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811926","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}