{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:02:34Z","timestamp":1729648954705,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811938","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Interconnection allocation between functional units and registers in High-Level Synthesis"],"prefix":"10.1109","author":[{"family":"Cong Hao","sequence":"first","affiliation":[]},{"family":"Nan Wang","sequence":"additional","affiliation":[]},{"family":"Song Chen","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"family":"Min-You Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643538"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.97625"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/VLSI-DAT.2012.6212613","article-title":"Port assignment for interconnect reduction in high-level synthesis","author":"cong","year":"2012","journal-title":"VLSI Design Automation and Test (VLSI-DAT) 2012 International Symposium On IEEE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158164"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337542"},{"key":"4","first-page":"564","article-title":"An optimal block terminal assignment algorithm for vlsi data path allocation","volume":"80","author":"yamada","year":"1997","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences"},{"year":"0","key":"9"},{"key":"8","article-title":"Port assignment for multiplexer and interconnection optimization","author":"cong","year":"2013","journal-title":"Quality Electronic Design (ASQED) 2013 5th Asia Symposium On IEEE"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811938.pdf?arnumber=6811938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:21:40Z","timestamp":1498137700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811938","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}