{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:27:23Z","timestamp":1725784043338},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811965","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 300MHz 10b time-interleaved pipelined-SAR ADC"],"prefix":"10.1109","author":[{"family":"Lu Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuxiao Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tingting Mo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"309","article-title":"A 52mw 10b 210MS\/s two-step adc for digital-if receivers in 0. 13 ˇ M CMOS","author":"cao","year":"2008","journal-title":"CICC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126390"},{"key":"12","first-page":"382","article-title":"A 0. 06 mm 8. 9b ENOB 40MS\/s pipelined SAR ADC in 65 nm CMOS","author":"furuta","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891718"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891683"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560243"},{"key":"1","first-page":"164","article-title":"A 50 MS\/s 9. 9 mw pipeline ADC with 58 db SNDR in 0. 18 m CMOS using capacitive chargepumps","author":"ahmed","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433829"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211695"},{"key":"5","first-page":"236","article-title":"A 0. 92mW 10-bit 50-MS\/s SAR ADC in 0. 13 m CMOS process","author":"liu","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"4","first-page":"380","article-title":"A 12b 22. 5\/45 MS\/s 3. 0 mw 0. 059 mm CMOS SAR ADC achieving over 90 db SFDR","author":"liu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537646"},{"key":"8","first-page":"97814244","author":"jeon","year":"2010","journal-title":"A 9 15mW 0 22mm2 10b 204MS\/s Pipelined SAR ADC in 65nm CMOS"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811965.pdf?arnumber=6811965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:26:25Z","timestamp":1490286385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811965","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}