{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:56:41Z","timestamp":1729670201566,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811977","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An interference miss isolation mechanism based on skewed mapping for shared cache in Chip Multiprocessors"],"prefix":"10.1109","author":[{"family":"Anwen Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chao Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Peng Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Minxuan Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/1854273.1854346"},{"key":"2","first-page":"151","author":"jaleel","year":"2010","journal-title":"Microarchitecture"},{"key":"1","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1346281.1346299","author":"srikantaiah","year":"2008","journal-title":"ASPLOS"},{"key":"7","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"2","author":"magnusson","year":"2002","journal-title":"Computer"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1854273.1854346"},{"key":"5","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/L-CA.2010.7","volume":"1","author":"hammoud","year":"2010","journal-title":"Computer Architecture Letters"},{"key":"4","first-page":"529","author":"rola?n","year":"2010","journal-title":"Microarchitecture"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1454115.1454128"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811977.pdf?arnumber=6811977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T15:06:17Z","timestamp":1565449577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811977","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}