{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:32Z","timestamp":1730198912450,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811979","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:33Z","timestamp":1400262693000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of a dynamic loop buffer by reusing the instruction buffer"],"prefix":"10.1109","author":[{"family":"Qi Wang","sequence":"first","affiliation":[]},{"family":"Ying-ke Gao","sequence":"additional","affiliation":[]},{"family":"Dong-hui Wang","sequence":"additional","affiliation":[]},{"family":"Tie-jun Zhang","sequence":"additional","affiliation":[]},{"family":"Chao-huan Hou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"207","article-title":"Loop unrolling minimisation in the presence of multiple register types: A viable alternative to modulo variable expansio[c]","author":"bachir","year":"2011","journal-title":"International Conference on High Performance Computing and Simulation (HPCS)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878348"},{"key":"1","first-page":"93","article-title":"An effective method to reduce the power consumption of instruction memory[J]","volume":"29","author":"hu","year":"2007","journal-title":"Computer Engineering and Science"},{"key":"7","first-page":"1","article-title":"Low-power Microarchitecture of zero-overhead nested loops in embedded processors[C]","author":"wei","year":"2010","journal-title":"Proc Int Symp Intelligent Signal Processing and Communication Systems"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"key":"5","first-page":"55","author":"hennessy","year":"2010","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"4","first-page":"200","article-title":"Software pipelined execution of stream programs on gpus[c]","author":"udupay","year":"2009","journal-title":"International Symposium on Code Generation and Optimization"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811979.pdf?arnumber=6811979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T11:56:12Z","timestamp":1490270172000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811979","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}