{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:14:45Z","timestamp":1725408885907},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6811990","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:33Z","timestamp":1400262693000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Pseudo Dual Path Processing to reduce the branch misprediction penalty in embedded processors"],"prefix":"10.1109","author":[{"family":"Huatao Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiongyao Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuxin Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"14","article-title":"Integrating a misprediction recovery cache (mrc) into a superscalar pipeline","author":"bondi","year":"1996","journal-title":"29th IEEE\/ACM International MICRO"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2011.18"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IADCC.2010.5423045"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.117"},{"key":"5","article-title":"The microarchitecture of the pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal 2nd Quarter"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514223"},{"key":"9","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1145\/1077603.1077615","article-title":"Energy-aware fetch mechanism: Trace cache and BTB customization","author":"chaver","year":"2005","journal-title":"Proceedings 2005 International Symposium on"},{"key":"8","article-title":"Simplescalar Tutorial (for release 4. 0)","author":"austin","year":"2001","journal-title":"MICRO International Symposium on Micro architecture"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06811990.pdf?arnumber=6811990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,10]],"date-time":"2019-08-10T11:06:53Z","timestamp":1565435213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6811990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6811990","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}