{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:11:54Z","timestamp":1729609914920,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/asicon.2013.6812021","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:33Z","timestamp":1400277093000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAM"],"prefix":"10.1109","author":[{"family":"Hui Li","sequence":"first","affiliation":[]},{"family":"Wei Zhu","sequence":"additional","affiliation":[]},{"family":"Ningxi Liu","sequence":"additional","affiliation":[]},{"family":"Cunlin Dong","sequence":"additional","affiliation":[]},{"family":"Chao Meng","sequence":"additional","affiliation":[]},{"family":"Yinyin Lin","sequence":"additional","affiliation":[]},{"family":"Ryan Huang","sequence":"additional","affiliation":[]},{"family":"Qingtian Zou","sequence":"additional","affiliation":[]},{"family":"Jingang Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"159","author":"ban","year":"2010","journal-title":"VLSI Symp Tech Dig"},{"key":"11","first-page":"33","author":"furuhashi","year":"2008","journal-title":"IEEE Int SOI Conf"},{"key":"12","first-page":"1","author":"li","year":"2012","journal-title":"IEEE ICSICT"},{"key":"3","first-page":"1510","volume":"37","author":"ohsawa","year":"2002","journal-title":"IEEE JSSC"},{"key":"2","first-page":"38","author":"ranica","year":"2005","journal-title":"VLSI Symp Tech Dig"},{"key":"1","first-page":"128","author":"ranica","year":"2004","journal-title":"VLSI Symp Tech Dig"},{"year":"1998","author":"taur","journal-title":"Fundamentals of Modern VLSI Devices","key":"10"},{"key":"7","first-page":"925","author":"okhonin","year":"2007","journal-title":"IEDM Tech Dig"},{"key":"6","first-page":"163","author":"kim","year":"2010","journal-title":"VLSI Symp Tech Dig"},{"key":"5","first-page":"203","author":"nagogal","year":"2005","journal-title":"IEEE Int SOI Conf"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/SOI.2002.1044398"},{"key":"9","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1109\/LED.2009.2029353","volume":"30","author":"han","year":"2009","journal-title":"IEEE EDL"},{"key":"8","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/LED.2010.2042675","volume":"31","author":"choi","year":"2010","journal-title":"IEEE EDL"}],"event":{"name":"2013 IEEE 10th International Conference on ASIC (ASICON 2013)","start":{"date-parts":[[2013,10,28]]},"location":"Shenzhen, China","end":{"date-parts":[[2013,10,31]]}},"container-title":["2013 IEEE 10th International Conference on ASIC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6805351\/6811820\/06812021.pdf?arnumber=6812021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:21:45Z","timestamp":1498137705000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6812021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2013.6812021","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}