{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:45Z","timestamp":1730198925538,"version":"3.28.0"},"reference-count":46,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516882","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Nanoscale register file circuit design \u2014 Challenges and opportunities"],"prefix":"10.1109","author":[{"given":"Khawar","family":"Sarfraz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mansun","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2331190"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2032605"},{"key":"ref33","first-page":"755","volume":"38","author":"hsu","year":"2003","journal-title":"JSSC"},{"key":"ref32","first-page":"386","author":"agarwal","year":"2004","journal-title":"VLSI Sympo"},{"key":"ref31","first-page":"545","author":"kulkarni","year":"2007","journal-title":"ISQED"},{"key":"ref30","first-page":"633","volume":"37","author":"alvandpour","year":"2002","journal-title":"JSSC"},{"key":"ref37","first-page":"291","volume":"7","author":"baravelli","year":"2008","journal-title":"TNANO"},{"key":"ref36","first-page":"253","volume":"98","author":"dreslinski","year":"2010","journal-title":"JPROC"},{"key":"ref35","first-page":"131","author":"auth","year":"2012","journal-title":"VLSI Sym"},{"key":"ref34","first-page":"241","author":"agarwal","year":"2004","journal-title":"SOCC"},{"key":"ref10","first-page":"286","author":"burda","year":"2010","journal-title":"ISSCC"},{"key":"ref40","first-page":"969","author":"chikaki","year":"2007","journal-title":"IEDM"},{"key":"ref11","first-page":"24","author":"dhong","year":"2014","journal-title":"ISOCC"},{"key":"ref12","first-page":"256","author":"ditlow","year":"2011","journal-title":"ISSCC"},{"journal-title":"ESSCIRC","year":"2015","author":"sarfraz","key":"ref13"},{"key":"ref14","first-page":"1365","volume":"23","author":"zeng","year":"2015","journal-title":"TVLSI"},{"first-page":"1","year":"2014","author":"sarfraz","key":"ref15"},{"key":"ref16","first-page":"908","volume":"59","author":"chang","year":"2012","journal-title":"TCAS-II"},{"key":"ref17","first-page":"311","author":"xiong","year":"2011","journal-title":"ASICON"},{"key":"ref18","first-page":"338","author":"tzartzanis","year":"2002","journal-title":"ISSCC"},{"key":"ref19","first-page":"408","author":"li","year":"2009","journal-title":"PrimeAsia"},{"first-page":"367","year":"2010","author":"sarfraz","key":"ref28"},{"key":"ref4","first-page":"283","author":"krishnamurthy","year":"2005","journal-title":"ASICON"},{"key":"ref27","first-page":"1547","volume":"60","author":"roy","year":"2011","journal-title":"TC"},{"key":"ref3","first-page":"1","author":"packan","year":"2009","journal-title":"IEDM"},{"key":"ref6","first-page":"105","author":"agarwal","year":"2010","journal-title":"VLSI Sym"},{"key":"ref29","first-page":"2181","author":"hsiao","year":"2014","journal-title":"ISCAS"},{"key":"ref5","first-page":"1785","author":"hsu","year":"2006","journal-title":"ISSCC"},{"key":"ref8","first-page":"384","author":"sumita","year":"2005","journal-title":"ISSCC"},{"key":"ref7","first-page":"328","author":"agarwal","year":"2010","journal-title":"ISSCC"},{"key":"ref2","first-page":"624","volume":"37","author":"krishnamurthy","year":"2002","journal-title":"JSSC"},{"key":"ref9","first-page":"188","author":"nintunze","year":"2006","journal-title":"VLSI Sym"},{"journal-title":"Intel Product Information","year":"0","key":"ref1"},{"key":"ref46","volume":"3","author":"kawa","year":"2012","journal-title":"Synopsys Insight Newsletter"},{"key":"ref20","first-page":"316","author":"agarwal","year":"2007","journal-title":"ESSCIRC"},{"key":"ref45","first-page":"227","author":"borkar","year":"2010","journal-title":"VLSI Sym"},{"key":"ref22","first-page":"178","author":"hsu","year":"2012","journal-title":"ISSCC"},{"key":"ref21","first-page":"118","author":"hsu","year":"2012","journal-title":"VLSI Sym"},{"key":"ref42","first-page":"1","author":"mao","year":"2014","journal-title":"DAC"},{"key":"ref24","first-page":"320","author":"tang","year":"2002","journal-title":"VLSI Sympo"},{"key":"ref41","first-page":"11306","volume":"1","author":"grill","year":"2014","journal-title":"APR"},{"key":"ref23","first-page":"334","author":"vangal","year":"2002","journal-title":"ISSCC"},{"key":"ref44","first-page":"464","author":"warnock","year":"2011","journal-title":"DAC"},{"key":"ref26","first-page":"505","volume":"18","author":"kim","year":"2010","journal-title":"TVLSI"},{"key":"ref43","first-page":"177","author":"ho","year":"2003","journal-title":"IITC"},{"key":"ref25","first-page":"485","volume":"12","author":"kursun","year":"2004","journal-title":"TVLSI"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON)","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516882.pdf?arnumber=7516882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T10:11:15Z","timestamp":1580724675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7516882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516882","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}