{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:18:13Z","timestamp":1725556693886},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516885","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A low-power soft error tolerant latch scheme"],"prefix":"10.1109","author":[{"given":"Saki","family":"Tajima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youhua","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052831"},{"key":"ref5","first-page":"69","article-title":"A low-power and area-efficient radiation-hard redundant Flip-Flop DICE ACFF","author":"kubota","year":"2012","journal-title":"The Institute of Electronics Information and Communication Engineers"},{"key":"ref8","first-page":"1","author":"dukle","year":"2008","journal-title":"Fault tolerant flip-flop design for ultra-low power subthreshold logic"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.553179"},{"key":"ref2","first-page":"324","article-title":"A soft-error hardened latch scheme for SOC in a 90nm technology and beyond","author":"komatsu","year":"2004","journal-title":"Proc IEEE Custom Integr Circuit Conf"},{"key":"ref1","first-page":"251","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271074"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516885.pdf?arnumber=7516885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:36:10Z","timestamp":1489754170000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516885","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}