{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:59:07Z","timestamp":1729663147570,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516902","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Function-based ESD protection circuit design verification for BGA pad-ring array"],"prefix":"10.1109","author":[{"given":"Li","family":"Wang","sequence":"first","affiliation":[]},{"given":"Rui","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zongyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Siqiang","family":"Fan","sequence":"additional","affiliation":[]},{"given":"He","family":"Tang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2014.6981291"},{"key":"ref6","first-page":"1","article-title":"A scalable Verilog-A modeling method for ESD protection devices","author":"li","year":"2010","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/TCAD.2005.855948","article-title":"Compact modeling of on-chip ESD protection devices using Verilog-A","volume":"25","author":"li","year":"2006","journal-title":"IEEE Trans CAD of Integrated Circuits and Systems"},{"key":"ref2","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD","author":"lin","year":"2009","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516902.pdf?arnumber=7516902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T19:15:14Z","timestamp":1498331714000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516902","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}