{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:59:06Z","timestamp":1782352746195,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516905","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Clock skew estimate modeling for FPGA high-level synthesis and its application"],"prefix":"10.1109","author":[{"given":"Koichi","family":"Fujiwara","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazushi","family":"Kawamura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160952"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825872"},{"key":"ref6","first-page":"139","article-title":"Forward-looking macro generation and relational placement during high level synthesis to FPGAs","author":"huang","year":"2004","journal-title":"Proc of the 18th International Parallel and Distributed Processing Symposium"},{"key":"ref5","first-page":"224","article-title":"A floorplan-driven high-level synthesis algorithm utilizing interconnection delay characteristics in FPGA designs","author":"fujiwara","year":"2015","journal-title":"Proc Workshop on Synthesis and System Integration of Mixed Information Tech"},{"key":"ref8","article-title":"7 seriens FPGAs clocking resources","year":"2015","journal-title":"Xilinx User Guide"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655896"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1414"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554775"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.5.106"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","location":"Chengdu, China","start":{"date-parts":[[2015,11,3]]},"end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516905.pdf?arnumber=7516905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:39:58Z","timestamp":1489768798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516905","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}