{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:51:11Z","timestamp":1753602671673,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516982","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A low-leakage power clamp ESD protection circuit with prolonged ESD discharge time and compact detection network"],"prefix":"10.1109","author":[{"given":"Jian","family":"Cao","sequence":"first","affiliation":[]},{"given":"Zhenxu","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Guangyi","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467806"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.735721"},{"key":"ref10","first-page":"595","article-title":"Novel ultra-low-leakage ESD power clamp circuit in nanoscale process","volume":"50","author":"wang","year":"2014","journal-title":"Acta Scientiarum Naturalium Universitatis Pekinensis"},{"key":"ref6","first-page":"6635905","article-title":"Design and verification of a novel multi-RC-triggering power clamp circuit for on-chip ESD protection","author":"lu","year":"2013","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref5","first-page":"179","article-title":"Design and characterization of a mutil-RC-triggered MOSFET-based power clamp for on-chip ESD protection","author":"li","year":"2006","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118254"},{"key":"ref7","first-page":"750","article-title":"Ultra-low- leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process","author":"chiu","year":"2009","journal-title":"Proc IRPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019164"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI","volume":"46","author":"ker","year":"1999","journal-title":"IEEE Trans Electron Devices"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2007.4401778"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516982.pdf?arnumber=7516982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T19:15:14Z","timestamp":1498331714000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516982","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}