{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:21:42Z","timestamp":1725535302081},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7516997","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Elliptic curve GF (p) point multiplier by dual arithmetic cores"],"prefix":"10.1109","author":[{"given":"Tao","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294649"},{"key":"ref3","first-page":"1","article-title":"Sclable elliptic curve cryptosystem FPGA processor for NIST prime curves","author":"loi","year":"2014","journal-title":"IEEE Transactions on VLSI Systems"},{"article-title":"Combining Montgomery ladder for elliptic curves defined over $F_{p}$ and RNS representation","year":"2006","author":"bajard","key":"ref6"},{"key":"ref5","first-page":"1","article-title":"A high-speed FPGA implementation of an RSD-based ECC processor","author":"marzouqi","year":"2015","journal-title":"IEEE Transactions on VLSI Systems"},{"article-title":"From Euclid's GCD to Montgomery multiplication to the great divide","year":"2001","author":"shantz","key":"ref8"},{"article-title":"Improvements of modular multiplication and modular exponentiation for VLSI","year":"2013","author":"wu","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2186104"},{"key":"ref1","first-page":"62","article-title":"Ultra high performance ECC over NIST primes on commercial FPGAs","author":"g\u00fcneysu","year":"2008","journal-title":"CHES"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07516997.pdf?arnumber=7516997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:41:45Z","timestamp":1489768905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7516997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7516997","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}