{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:49:14Z","timestamp":1730198954511,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517029","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An efficient layered ABV methodology for vision system on chip based on heterogeneous parallel processors"],"prefix":"10.1109","author":[{"given":"Victor","family":"Nshunguyimfura","sequence":"first","affiliation":[]},{"given":"Jie","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref11","article-title":"A practical guide for SystemVerilog assertions","author":"vijayaraghavan","year":"2005","journal-title":"Springer Science"},{"key":"ref12","article-title":"Verification methodology manual for SystemVerilog","author":"bergeron","year":"2006","journal-title":"Springer Science"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/s90805933"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332134"},{"key":"ref15","first-page":"245","author":"dudani","year":"2010","journal-title":"The Power of Assertions in SystemVerilog"},{"key":"ref16","first-page":"296","author":"armoni","year":"2002","journal-title":"The ForSpec Temporal Logic A New Temporal Property Specification Language"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0139-8"},{"key":"ref18","first-page":"152","author":"maler","year":"2004","journal-title":"Monitoring temporal properties of continuous signals"},{"key":"ref19","first-page":"137","author":"sutherland","year":"2006","journal-title":"A Guide to Using SystemVerilog for Hardware Design and Modeling"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/b105236"},{"key":"ref3","first-page":"62","article-title":"Writing TB: functional verification of HDL models","volume":"7","author":"janick","year":"2012","journal-title":"Springer Science"},{"key":"ref6","article-title":"Formal verification of SystemC by automatic hardware\/software partitioning","author":"daniel","year":"2005","journal-title":"Proceedings of International Conference on Formal Methods and Models for Co-Design"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"2005","author":"lam","key":"ref5"},{"journal-title":"Principles of Verifiable RTL Design a Functional Coding Style Supporting Verification Processes in Verilog","year":"2001","author":"bening","key":"ref8"},{"key":"ref7","article-title":"Introduction to formal hardware verification","author":"kropf","year":"2013","journal-title":"Springer Science"},{"journal-title":"Architecture design and functional verification of simultaneous multithreading processor","year":"2009","author":"zang","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2158024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69850-0_8"},{"key":"ref20","article-title":"System-on-a-chip verification: methodology and techniques","author":"rashinkar","year":"2001","journal-title":"Springer Science"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EAMTA.2014.6906085"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841904"},{"key":"ref23","first-page":"175","article-title":"Practical and efficient SOC verification flow by reusing IP test-case and testbench","author":"hu","year":"2012","journal-title":"Int SoC Design Conf (ISOCC)"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517029.pdf?arnumber=7517029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:41:05Z","timestamp":1489754465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517029","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}