{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:17:28Z","timestamp":1725488248432},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517050","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Low-cost low-power droop-voltage-aware delay-fault-prevention designs for DVS caches"],"prefix":"10.1109","author":[{"given":"Pei-Yuan","family":"Chou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I-Chen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jai-Wei","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan-Yu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tay-Jyi","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinn-Shyan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2000064.2000118"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2011.2108141"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/HPCA.2011.5749758"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref8","first-page":"524","article-title":"256-KB associativity-reconfigurable cache with 7T\/14T SRAM for aggressive DVS down to 0.57 V","author":"jinwook","year":"2011","journal-title":"IEEE ICECS"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSI-SoC.2013.6673309"},{"key":"ref2","first-page":"158","article-title":"A 0.48 V 0.57 nJ\/pixel video- recording SoC in 65nm CMOS","author":"lin","year":"2013","journal-title":"IEEE ISSCC"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICDCS.2011.36"},{"key":"ref1","first-page":"496","article-title":"VOSCH: Voltage scaled cache hierarchies","author":"wong","year":"2007","journal-title":"IEEE 25th ICCD"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517050.pdf?arnumber=7517050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:42:15Z","timestamp":1489768935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517050","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}