{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:46:37Z","timestamp":1729651597292,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517071","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A DPA resistant dual rail Pr\u00e9charg\u00e9 logic cell"],"prefix":"10.1109","author":[{"given":"Xiao","family":"Pang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenxu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinsheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2478\/v10187-012-0019-5"},{"key":"ref6","first-page":"246","author":"tiri","year":"2004","journal-title":"A Logic Level Design Methodology for A Secure Dpa Resistant Asic or Fpga Implementation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_20"},{"key":"ref8","first-page":"453","article-title":"A Novel DPA- Resistance Configurable Logic[J]","volume":"39","author":"yue","year":"2011","journal-title":"Acta Electronica Sinica"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis [C]","author":"kocher","year":"1999","journal-title":"Advances Cryptology CRYPTO'99"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref9"},{"journal-title":"Electromagnetic Analysis (EMA) Measures and Counter-measures for Smart Cards [EB\/OL]","year":"2001","author":"quisquater","key":"ref1"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517071.pdf?arnumber=7517071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:15:15Z","timestamp":1498317315000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517071","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}