{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:54:26Z","timestamp":1725396866957},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517138","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of precise measuring method for the access time of embedded memory"],"prefix":"10.1109","author":[{"given":"Hu","family":"Yuqing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Lijun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Youzhong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Qixiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Erliang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC.2008.4523215"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.2011.6139150"},{"key":"ref10","first-page":"520","article-title":"A 130mv SRAM with expanded write and read margins for subthreshold applications","author":"fan","year":"2011","journal-title":"IEEE Journal of Solid-states Circuits"},{"key":"ref6","first-page":"326","article-title":"On chip short time interval measurement for high speed signal timing characterization","author":"xia","year":"2003","journal-title":"Proc Asian Test Symposium"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MDT.2004.22"},{"key":"ref8","first-page":"458","article-title":"A process variation tolerant dual power supply SRAM with 0.179um2 cell in 40nm CMOS using level programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.121558"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ETS.2005.3"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2011.2109434"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/VLSIC.2012.6243809"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517138.pdf?arnumber=7517138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:42:46Z","timestamp":1489754566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517138","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}