{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:49:31Z","timestamp":1730198971170,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517174","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Performance analysis of on-chip bufferless router with multi-ejection ports"],"prefix":"10.1109","author":[{"given":"Chaochao","family":"Feng","sequence":"first","affiliation":[]},{"given":"Zhuofan","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]},{"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.04.015"},{"key":"ref11","first-page":"669","volume":"8","author":"li","year":"2014","journal-title":"LDBR Low-deflection bufferless router for cost-sensitive network-on-chip design Microprocessors and Microsystems"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref4","first-page":"42","article-title":"A 1-cycle 2GHz bufferless router for network-on-chip","author":"feng","year":"2011","journal-title":"Journal of National University of Defense Technology"},{"key":"ref3","first-page":"144","author":"fallin","year":"2011","journal-title":"CHIPPER A Low-complexity Bufferless Deflection Router"},{"key":"ref6","first-page":"407","article-title":"On-chip networks from a networking perspective: congestion and scalability in many-core interconnects","author":"fallin","year":"2012","journal-title":"SIGCOMM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.1519"},{"key":"ref8","first-page":"244","author":"hayenga","year":"2009","journal-title":"SCARAB A Single Cycle Adaptive Routing and Bufferless Network MICRO"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_97"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591559"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517174.pdf?arnumber=7517174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:42:57Z","timestamp":1489768977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517174","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}