{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:46:50Z","timestamp":1725407210007},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517185","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T16:38:31Z","timestamp":1469551111000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A SRAM-saving two-stage storage strategy for the coefficients memories in HEVC encoders"],"prefix":"10.1109","author":[{"given":"Leilei","family":"Huang","sequence":"first","affiliation":[]},{"given":"Wei","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0856"},{"key":"ref11","first-page":"673","article-title":"A high-throughput VLSI architecture for deblocking filter in HEVC","author":"shen","year":"2013","journal-title":"Circuits and Systems (ISCAS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICE-CCN.2013.6528494"},{"key":"ref13","first-page":"154","article-title":"A 4320p 60fps H.264\/AVC intra-frame encoder chip with 1.41Gbins\/s CABAC","author":"zhou","year":"2012","journal-title":"VLSI Circuits (VLSIC)"},{"key":"ref14","first-page":"1","article-title":"A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder","author":"liu","year":"2013","journal-title":"ASIC (ASICON)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834898"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2013.6737693"},{"key":"ref3","first-page":"2634","article-title":"41.7BN-pixels\/s reconfigurable intra prediction architecture for HEVC $2560\\times 1600$ encoder","author":"liu","year":"2013","journal-title":"Acoustics Speech and Signal Processing (ICASSP)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPAS.2014.7043303"},{"key":"ref8","first-page":"677","article-title":"Fully pipelined DCT\/IDCT\/Hadamard unified transform architecture for HEVC Codec","author":"zhu","year":"2013","journal-title":"Circuits and Systems (ISCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.7027352"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2013.6737766"},{"key":"ref1","article-title":"High Efficiency Video Coding (HEVC) text specification draft 10","author":"bross","year":"2013","journal-title":"JCTVC-L1003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698026"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517185.pdf?arnumber=7517185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:39:23Z","timestamp":1489754363000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517185","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}