{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:18:50Z","timestamp":1725715130404},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asicon.2015.7517187","type":"proceedings-article","created":{"date-parts":[[2016,7,26]],"date-time":"2016-07-26T20:38:31Z","timestamp":1469565511000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["High performance protocol converters for two phase quasi-delay insensitive system-level communication"],"prefix":"10.1109","author":[{"given":"Yao","family":"Peng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanfei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofei","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref3","first-page":"118","article-title":"Delay insensitive system-on-chipinterconnect using 1-of-4 data encoding","author":"bainbridge","year":"2001","journal-title":"Proc 7th Int Symp Async Circuits Syst (ASYNC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref5","first-page":"55","article-title":"Efficient self-timing withlevel-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Univ California\/Santa Cruz Conf Adv Res VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017909"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20059030"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042240"}],"event":{"name":"2015 IEEE 11th International Conference on ASIC (ASICON )","start":{"date-parts":[[2015,11,3]]},"location":"Chengdu, China","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE 11th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7506193\/7516874\/07517187.pdf?arnumber=7517187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:38:56Z","timestamp":1489768736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7517187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2015.7517187","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}