{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:41:28Z","timestamp":1725511288913},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252410","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:22:30Z","timestamp":1516209750000},"page":"56-59","source":"Crossref","is-referenced-by-count":0,"title":["How close to the CMOS voltage scaling limit for FinFET technology? \u2014 Near-threshold computing and stochastic computing"],"prefix":"10.1109","author":[{"given":"Runsheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xiaobo","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Shaofeng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"648","DOI":"10.1145\/1391469.1391636","article-title":"the synthesis of robust polynomial arithmetic with stochastic logic","author":"weikang qian","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838499"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2581878"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409787"},{"key":"ref14","first-page":"149","article-title":"Investigation of the Vdd scaling limit of stochastic computing circuits based on FinFET technology","author":"jiang","year":"2017","journal-title":"Proc of Siliocn Nanoelectronics Workshop (SNW)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2396575"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref6","first-page":"1149","article-title":"Near-threshold voltage (NTV) design - opportunities and challenges","author":"kaul","year":"2012","journal-title":"DAC Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898049"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024796"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252410.pdf?arnumber=8252410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T09:28:55Z","timestamp":1570613335000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252410","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}