{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:58:39Z","timestamp":1729630719053,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252456","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:22:30Z","timestamp":1516209750000},"page":"237-240","source":"Crossref","is-referenced-by-count":3,"title":["A fully pipelined hardware architecture for convolutional neural network with low memory usage and DRAM bandwidth"],"prefix":"10.1109","author":[{"given":"Zhiwei","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.25"},{"key":"ref3","first-page":"2","article-title":"Stereo matching by training a convolutional neural network to compare image patches","volume":"17","author":"zbontar","year":"2016","journal-title":"Journal of Machine Learning Research"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815993"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","year":"2014","author":"simonyan","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref9","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in neural information processing systems"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252456.pdf?arnumber=8252456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T09:28:54Z","timestamp":1570613334000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252456","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}