{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T13:05:49Z","timestamp":1762607149659,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252462","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:22:30Z","timestamp":1516209750000},"page":"259-262","source":"Crossref","is-referenced-by-count":5,"title":["Parallel sparse LU decomposition using FPGA with an efficient cache architecture"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Ge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hengliang","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1024074.1024081"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1137\/S0895479887139455","article-title":"Predicting structure in sparse matrix computations","volume":"15","author":"gilbert","year":"1986","journal-title":"SIAM J Matrix Anal Appl"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/62038.62043"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/992200.992206"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308202"},{"key":"ref6","article-title":"Sparse LU decomposition using FPGA","author":"johnson","year":"2008","journal-title":"Int Workshop on State-of-the-Art in Scientific and Parallel Computing"},{"journal-title":"Power-Flow Computation Using Field Programmable Gate Arrays","year":"2007","author":"vachranukunkiet","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/0909058"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_33"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377665"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317661"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252462.pdf?arnumber=8252462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T09:29:35Z","timestamp":1570613375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252462","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}