{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T19:17:49Z","timestamp":1778527069377,"version":"3.51.4"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252463","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"263-266","source":"Crossref","is-referenced-by-count":1,"title":["Study of 64-bit booth asynchronous multiplier based on FPGA"],"prefix":"10.1109","author":[{"given":"Xiaoqing","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anping","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Caihong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangbo","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jilin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"46","article-title":"GasP: A minimal FIFO control[C]","author":"ivan","year":"2001","journal-title":"Proceedings of Seventh International Symposium on Asynchronous Circuits and Systems"},{"key":"ref11","first-page":"62","volume":"287","author":"ivan","year":"2002","journal-title":"Computers Without Clocks in Scientific American"},{"key":"ref12","first-page":"551","article-title":"Design of a low latency high speed pipelining multiplier[C]","author":"wu","year":"2001","journal-title":"proc 2001 International Conference on ASIC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2302447"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013310"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2416253"},{"key":"ref8","first-page":"1","article-title":"Asynchronous Circuit Design - A Tutorial [M]","author":"spars\u00f8","year":"2006","journal-title":"Microlab ti bfh ch"},{"key":"ref7","first-page":"720","article-title":"Ivan E Sutherland. Micropipelines [J]","volume":"32","year":"1989","journal-title":"Communications of the ACM"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref1","first-page":"77","article-title":"Modular Timing Constraints for Delay-Insensitive Systems [J]","author":"hoon","year":"2016","journal-title":"Journal of Computer Science and Technology"},{"key":"ref9","first-page":"204","article-title":"A theory of asynchronous circuits [J]","author":"muller","year":"2010","journal-title":"Radical Philosophy"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","location":"Guiyang","start":{"date-parts":[[2017,10,25]]},"end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252463.pdf?arnumber=8252463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:56:34Z","timestamp":1518710194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252463","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}