{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:51:14Z","timestamp":1778082674054,"version":"3.51.4"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252465","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"271-274","source":"Crossref","is-referenced-by-count":2,"title":["Memristor-based material implication logic design for full adders"],"prefix":"10.1109","author":[{"given":"Mengting","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenhao","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhimin","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref12","first-page":"562","article-title":"Optimized implementation of memristor-based full adder by material implication logic","author":"teimoory","year":"2015","journal-title":"IEEE International Conference on Electronics Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref7","first-page":"1","article-title":"Mrl: memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Cellular Nanoscale Networks and Their Applications (CNNA) 2012 13th International Workshop On IEEE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","location":"Guiyang","start":{"date-parts":[[2017,10,25]]},"end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252465.pdf?arnumber=8252465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:56:37Z","timestamp":1518710197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252465","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}