{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:47:42Z","timestamp":1749703662051,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252492","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"379-382","source":"Crossref","is-referenced-by-count":4,"title":["Delay and area optimization for FPRM circuits based on MSPSO algorithm"],"prefix":"10.1109","author":[{"given":"Mingbo","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengjun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/37\/1\/015007"},{"key":"ref3","first-page":"79","article-title":"Dual Logic Based Polarity Conversion and Optimization of Mixed Polarity RM Circuits","volume":"43","author":"bu","year":"2015","journal-title":"Journal of Electronic"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.enconman.2014.11.059"},{"key":"ref5","first-page":"1202","article-title":"Delay and Area Optimization for MPRM Circuits Based on Multi strategy Discrete Particle Swarm Optimization","volume":"44","author":"fu","year":"2016","journal-title":"Journal of Electronic"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2012.08.074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2016.09.007"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1093\/comjnl\/bxu072","article-title":"Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits","volume":"58","author":"wang","year":"2014","journal-title":"Computer Journal"},{"key":"ref9","first-page":"75","article-title":"Delay and area optimization for FPRM circuits based on PSO algorithm","volume":"17","author":"wang","year":"2012","journal-title":"Journal of Circuit and System"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3844\/jcssp.2011.744.748"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252492.pdf?arnumber=8252492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T13:29:17Z","timestamp":1570627757000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252492","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}