{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:10:35Z","timestamp":1767262235673,"version":"3.28.0"},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252504","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:22:30Z","timestamp":1516209750000},"page":"426-428","source":"Crossref","is-referenced-by-count":6,"title":["A two-port SRAM using a single-port cell array with a self-timed write-after-read control scheme to save 47% area & 63% standby power"],"prefix":"10.1109","author":[{"given":"Fujun","family":"Bai","sequence":"first","affiliation":[]},{"given":"Baoyu","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Xiaofei","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Weizhe","family":"Song","sequence":"additional","affiliation":[]},{"given":"Wu","family":"Baofeng","sequence":"additional","affiliation":[]},{"given":"Ni","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Bing","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Huifu","family":"Duan","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Han","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Minzoni","sequence":"additional","affiliation":[]},{"given":"Qiwei","family":"Ren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","first-page":"2535","article-title":"A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues","volume":"46","author":"yuichiro","year":"2010","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176991"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2109","DOI":"10.1109\/JSSC.2008.2001872","article-title":"A Stable 2-Port SRAM Cell Design Against Simultaneously Read\/Write-Disturbed Accesses","volume":"43","author":"toshikazu","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252504.pdf?arnumber=8252504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T09:28:56Z","timestamp":1570613336000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252504","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}