{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:03Z","timestamp":1730199003528,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252522","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"496-503","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis and optimization of asynchronous dual rail encoded circuits based on partial acknowledgement"],"prefix":"10.1109","author":[{"given":"Yu","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Chun","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Zhengjie","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref11","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proceedings of an International Symposium on the Theory of Switching"},{"key":"ref12","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Advanced Research in VLSI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55989-1"},{"key":"ref15","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication UT Year of Programming Series"},{"key":"ref16","first-page":"989","volume":"33","author":"zhou","year":"2014","journal-title":"A low overhead quasi-delay-insensitive asynchronous data path synthesis based on microcell-interleaving genetic algorithm (miga) IEEE Transactions on Computer Aided Deisgn"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246271"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.205001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"journal-title":"Timing","year":"2004","author":"sapatnekar","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796487"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.110"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1561\/1000000006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref20","first-page":"158","article-title":"Cost-aware synthesis of asynchronous circuits based on partial acknowledgement","author":"zhou","year":"2006","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358055"},{"key":"ref21","first-page":"128","article-title":"Optimal technology mapping and cell merger for asynchronous threshold networks","author":"jeong","year":"2006","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0107"},{"journal-title":"Synthesis of Quasi-Delay-Insensitive Datapath Circuits","year":"2006","author":"toms","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5411006"},{"key":"ref25","first-page":"139","article-title":"Prime indicants: A synthesis method for indicating combinational logic blocks","author":"toms","year":"2017","journal-title":"Proc Int Symp Asynchronous Circuits and Systems"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252522.pdf?arnumber=8252522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:57:11Z","timestamp":1518710231000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252522","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}