{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:06Z","timestamp":1730199006342,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252538","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:22:30Z","timestamp":1516209750000},"page":"565-568","source":"Crossref","is-referenced-by-count":0,"title":["IZIP: In-place zero overhead interconnect protection via PIP redundancy"],"prefix":"10.1109","author":[{"given":"Yi","family":"Luo","sequence":"first","affiliation":[]},{"given":"Adrian","family":"Evans","sequence":"additional","affiliation":[]},{"given":"Shi-Jie","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Gengsheng","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"IEEE TNS","article-title":"Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing","year":"2006","key":"ref10"},{"journal-title":"IEEE TVLSI","article-title":"A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices","year":"2015","key":"ref11"},{"journal-title":"ICCAD","article-title":"Redundancy based interconnect duplication to mitigate soft errors in SRAM-based FPGAs","year":"2015","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150110"},{"key":"ref14","article-title":"RapidSmith: A Library for Low-level Manipulation of Partially Placed-and-Routed FPGA Designs","author":"lavin","year":"0","journal-title":"BYU"},{"journal-title":"ICCAD","article-title":"In-place decomposition for robustness in FPGA","year":"2010","key":"ref4"},{"journal-title":"ICCAD","article-title":"IPR: In-Place Reconfiguration for FPGA fault tolerance","year":"2009","key":"ref3"},{"journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2006","author":"carmichael","key":"ref6"},{"journal-title":"ICCAD","article-title":"Mitigating FPGA interconnect soft errors by in-place LUT inversion","year":"2011","key":"ref5"},{"journal-title":"IEEE TNS","article-title":"Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs","year":"2004","key":"ref8"},{"journal-title":"IRPS","article-title":"Improving FPGA Design Robustness with Partial TMR","year":"2016","key":"ref7"},{"key":"ref2","article-title":"Correcting single-event upsets through Virtex partial configuration","author":"carmichael","year":"2000","journal-title":"Xilinx Corporation Tech Rep XAPP 216 v1 0"},{"key":"ref1","article-title":"Single event upset at ground level","volume":"43","year":"1996","journal-title":"IEEE Transactions on Nuclear Science"},{"journal-title":"2015 First International Conference on Reliability Systems Engineering (ICRSE) ICRSE","article-title":"DAO: Dual module redundancy with AND\/OR logic voter for FPGA hardening","year":"2015","key":"ref9"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252538.pdf?arnumber=8252538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T10:56:01Z","timestamp":1518692161000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252538","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}