{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:11Z","timestamp":1730199011893,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252567","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"682-685","source":"Crossref","is-referenced-by-count":0,"title":["Low power mapping optimization of loops for dual-Vdd CGRAs"],"prefix":"10.1109","author":[{"given":"Kaijian","family":"Yuan","sequence":"first","affiliation":[]},{"given":"Xingming","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"42","article-title":"Low power FPGA using predefined dual-Vdd\/dual-Vth fabrics","author":"li","year":"2004","journal-title":"International Symposium on Field Programmable Gate Arrays"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098571"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref2","first-page":"217","article-title":"Low-power reconfigurable processor utilizing variable dual vdd","volume":"60","author":"zhu","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412149"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2397832"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252567.pdf?arnumber=8252567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:57:02Z","timestamp":1518710222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252567","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}