{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:28:46Z","timestamp":1729664926892,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252607","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"839-842","source":"Crossref","is-referenced-by-count":1,"title":["A scalable hardware architecture for multi-layer spiking neural networks"],"prefix":"10.1109","author":[{"given":"Zhaozhong","family":"Ying","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolei","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"668","volume":"345","author":"merolla","year":"2014","journal-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface Science"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","article-title":"Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations","volume":"102","author":"benjamin","year":"2014","journal-title":"Proceedings of the IEEE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/9781118927601"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378289"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.10.2581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252607.pdf?arnumber=8252607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T13:28:56Z","timestamp":1570627736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252607","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}