{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:17:58Z","timestamp":1725697078332},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252609","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"847-850","source":"Crossref","is-referenced-by-count":2,"title":["A high performance real-time edge detection system with NEON"],"prefix":"10.1109","author":[{"given":"Kaixuan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yujie","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenbo","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Tao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.102"},{"journal-title":"ARM NEON Programmer's Guide","first-page":"5","year":"2013","key":"ref6"},{"key":"ref5","first-page":"22","author":"boost","year":"2014","journal-title":"Software Performance on Zynq-7000 AP SoC with NEON"},{"key":"ref2","first-page":"160","article-title":"Sobel edge detection system design and integration on an FPGA based HD video streaming architecture","author":"amara","year":"2016","journal-title":"11th International Design and Test Symposium"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2015.7490874"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252609.pdf?arnumber=8252609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:56:11Z","timestamp":1518710171000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252609","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}