{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:24:50Z","timestamp":1725485090752},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/asicon.2017.8252643","type":"proceedings-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T22:22:30Z","timestamp":1516227750000},"page":"985-988","source":"Crossref","is-referenced-by-count":0,"title":["Short path padding with multiple-V<inf>t<\/inf> cells for wide-pulsed-latch based circuits at ultra-low voltage"],"prefix":"10.1109","author":[{"given":"Yongming","family":"Ding","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593171"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691191"},{"journal-title":"PuLP 1 6 1","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2625598"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993601"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844152"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687471"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105398"},{"key":"ref1","first-page":"224","article-title":"Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits","author":"lee","year":"2008","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2304681"}],"event":{"name":"2017 IEEE 12th International Conference on ASIC (ASICON)","start":{"date-parts":[[2017,10,25]]},"location":"Guiyang","end":{"date-parts":[[2017,10,28]]}},"container-title":["2017 IEEE 12th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8240668\/8252386\/08252643.pdf?arnumber=8252643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T15:56:52Z","timestamp":1518710212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon.2017.8252643","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}