{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:02:35Z","timestamp":1755799355839,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983426","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Balance of memory footprint and runtime for high-density routing in large-scale FPGAs"],"prefix":"10.1109","author":[{"given":"Wei","family":"Liu","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Weilin","family":"Cong","sequence":"additional","affiliation":[{"name":"Chengdu Sino Microelectronics Technology Co., Ltd"}]},{"given":"Chengyu","family":"Hu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Peng","family":"Lu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]}],"member":"263","reference":[{"key":"ref4","first-page":"61","article-title":"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements","volume":"31","author":"gort","year":"2012","journal-title":"IEEE TCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.84"},{"journal-title":"Xilinx 7 series fpgas data sheet Overview","year":"2018","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439225"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref8","first-page":"3","article-title":"Xilinx Inc","year":"2012","journal-title":"Multilevel Shared Database for Routing [P]"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"ref9","first-page":"1","author":"beckhoff","year":"2011","journal-title":"The Xilinx Design Language Tutorial and use cases [A]"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106675"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983426.pdf?arnumber=8983426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:17Z","timestamp":1755627077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983426","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}