{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:40:35Z","timestamp":1755830435905,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983453","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A High-speed Dynamic Domino Full Adder Based on DICG Positive Feedback"],"prefix":"10.1109","author":[{"given":"Xiaotian","family":"Zhang","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211"}]},{"given":"Pengjun","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University,Wenzhou,China,325035"}]},{"given":"Yunfei","family":"Yu","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211"}]},{"given":"Yuejun","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Cryptology,P. O. Box 5159, Beijing,China,100878"}]},{"given":"Shunxin","family":"Ye","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Computer Science, Ningbo University,Ningbo,China,315211"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804938"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2889833"},{"key":"ref6","first-page":"1","author":"meher","year":"0","journal-title":"IEEE Internat Circuits Conf"},{"key":"ref5","first-page":"2172","author":"wang","year":"0","journal-title":"Int Solid-State Integr Circuit Technol Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20141122"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.0471"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405133"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2748228"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2618753"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983453.pdf?arnumber=8983453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:24:30Z","timestamp":1755800670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983453","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}