{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:04:01Z","timestamp":1756771441309,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983463","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Carbon-Based Three-Dimensional SRAM Cell with Minimum Inter-Layer Area Skew Considering Process imperfections"],"prefix":"10.1109","author":[{"given":"Jiachen","family":"Jiang","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics"}]},{"given":"Yanan","family":"Sun","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics"}]},{"given":"Volkan","family":"Kursun","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology,Department of Electronic and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2668761"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350674"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/ELINFOCOM.2019.8706391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2798667"},{"journal-title":"Available online","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2124531"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724663"},{"journal-title":"Sentaurus TCAD tool suite Available online","year":"0","key":"ref9"},{"key":"ref1","first-page":"2.5.1","article-title":"A 14nm FinFET transistor-level 3D partitioning design to enable highperformance and low-cost monolithic 3D IC","author":"shi","year":"0","journal-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM)"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983463.pdf?arnumber=8983463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:23:12Z","timestamp":1756754592000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983463","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}