{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T20:39:36Z","timestamp":1767991176506,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983464","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["CoDRAM: A Novel Near Memory Computing Framework with Computational DRAM"],"prefix":"10.1109","author":[{"given":"Yu","family":"Ma","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University,Shanghai,China,201210"}]},{"given":"Linfeng","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University,Shanghai,China,201210"}]},{"given":"Pingqiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University,Shanghai,China,201210"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.36"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICOEI.2017.8300860"},{"key":"ref10","article-title":"Cacti 5.1","author":"thoziyoor","year":"2008","journal-title":"HP Labs"},{"key":"ref6","author":"lin","year":"2007","journal-title":"Multiplier-based processor-in-memory architectures for image and graphics processing"},{"key":"ref11","first-page":"137","article-title":"Who's in the picture","author":"berg","year":"2005","journal-title":"Advances in neural information processing systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref8","first-page":"288","article-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator","author":"li","year":"0","journal-title":"Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","location":"Chongqing, China","start":{"date-parts":[[2019,10,29]]},"end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983464.pdf?arnumber=8983464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:23:23Z","timestamp":1756754603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983464","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}