{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:47Z","timestamp":1730199047302,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983479","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T06:04:26Z","timestamp":1581055466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Monolithic Co-integration of III-V Materials into Foundry Si-CMOS in a Single Chip for Novel Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Xing","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Siau Ben","family":"Chiah","sequence":"additional","affiliation":[]},{"given":"Binit","family":"Syamal","sequence":"additional","affiliation":[]},{"given":"Kenneth","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.7567\/JJAP.54.030209"},{"year":"0","key":"ref3"},{"key":"ref6","first-page":"257","article-title":"Hybrid process design kit: single chip monolithic III-V\/Si cascade GaN HEMT","volume":"4","author":"chiah","year":"2018","journal-title":"TechConnect Briefs 2018 Anaheim CA"},{"key":"ref5","first-page":"313","article-title":"A hybrid process design kit: towards integrating CMOS and III-V devices","author":"chiah","year":"2016","journal-title":"TechConnect Briefs 2016 Washington DC"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICSICT.2018.8564828"},{"year":"0","key":"ref2"},{"year":"0","journal-title":"Singapore MIT Alliance for Research and Technology (SMART) Low Energy Electronic Systems (LEES)","key":"ref1"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983479.pdf?arnumber=8983479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:22Z","timestamp":1657854742000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983479","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}