{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:40:35Z","timestamp":1755830435820,"version":"3.44.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983497","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks"],"prefix":"10.1109","author":[{"given":"Yuan","family":"Cheng","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Ngai","family":"Wong","sequence":"additional","affiliation":[{"name":"The University of Hong Kong,Department of Electrical and Electronic Engineering,Hong Kong"}]},{"given":"Xiong","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Physics and Electronics, Hunan Normal University,Hunan,China"}]},{"given":"Leibin","family":"Ni","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Department of Electrical and Electronic Engineering,Shenzhen,China"}]},{"given":"Hai-Bao","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro\/Nano Electronics,Shanghai,China"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,Department of Electrical and Electronic Engineering,Shenzhen,China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2733373.2807412"},{"key":"ref11","first-page":"3123","article-title":"Binaryconnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Advances in neural information processing systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898101"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.39"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref6","article-title":"Ternary weight networks","author":"li","year":"2016","journal-title":"arXiv preprint arXiv 1605 04711"},{"key":"ref5","first-page":"1474","article-title":"Under-standing the impact of precision quantization on the accuracy and energy of neural networks","author":"hashemi","year":"2017","journal-title":"Design Automation and Test in Europe"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref7","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"ArXiv Preprint"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/JXCDC.2017.2697910","article-title":"An energy-efficient digital reram-crossbar-based cnn with bitwise parallelism","volume":"3","author":"ni","year":"2017","journal-title":"IEEE J Exploratory Solid State Computat Devices Circuits"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","article-title":"Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"chen","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref9","first-page":"17532","volume":"7","author":"stathopoulos","year":"2017","journal-title":"Multibit memory operation of metal-oxide bi-layer memristors"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983497.pdf?arnumber=8983497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:24:30Z","timestamp":1755800670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983497","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}