{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:43:30Z","timestamp":1757616210744,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983511","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["The Design and Implementation of High Speed Hybrid Radices Reconfigurable FFT Processor"],"prefix":"10.1109","author":[{"given":"Qiao","family":"Yuan","sequence":"first","affiliation":[{"name":"Space Star Technology Limited Corporation,Beijing,China,100095"}]},{"given":"Huajian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Computer Science and Technology,Beijing,China,100084"}]},{"given":"Yukun","family":"Song","sequence":"additional","affiliation":[{"name":"Hefei University of Technology,Hefei Anhui,China,230009"}]},{"given":"Chongyang","family":"Li","sequence":"additional","affiliation":[{"name":"Space Star Technology Limited Corporation,Beijing,China,100095"}]},{"given":"Xueyi","family":"Liu","sequence":"additional","affiliation":[{"name":"Space Star Technology Limited Corporation,Beijing,China,100095"}]},{"given":"Zheng","family":"Yan","sequence":"additional","affiliation":[{"name":"Space Star Technology Limited Corporation,Beijing,China,100095"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1205465"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1999.799577"},{"key":"ref12","first-page":"93","article-title":"Parallel Radix-2 × K FFT Architecture with Conflict-Free Parallel Memory Accessing[J]","author":"hou","year":"2014","journal-title":"Microelectronics & Computer"},{"key":"ref13","first-page":"1","article-title":"A Novel Memory-Based FFT Architecture for Real-Valued Signals Based on Radix-2 Decimation-In-Frequency Algorithm[J]","author":"ma","year":"2015","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2006.364733"},{"key":"ref3","article-title":"Design of configurable FFT\/IFFT processor and its FPGA structure [D]","author":"yun","year":"2009","journal-title":"Xidian University"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2879675"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2567784"},{"key":"ref8","first-page":"3042","article-title":"Design and implementation of high throughput dual-mode floating-point reconfigurable FFT processor [J]","volume":"40","author":"wei","year":"2018","journal-title":"Journal of electronics and information technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"ref2","first-page":"315","article-title":"A Low-Cost Continuous-Flow Parallel Memory-Based FFT Processor for UWB Applications[J]","volume":"e94","author":"chin-long","year":"2011","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications & Computer Sciences"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2016.1242165"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983511.pdf?arnumber=8983511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:10:07Z","timestamp":1757095807000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983511","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}