{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:03:44Z","timestamp":1755799424561,"version":"3.44.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983520","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Latency Minimal Scheduling with Maximum Instruction Parallelism"],"prefix":"10.1109","author":[{"given":"Zhenghua","family":"Gu","sequence":"first","affiliation":[{"name":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433"}]},{"given":"Wenqin","family":"Wan","sequence":"additional","affiliation":[{"name":"Shanghai Fudan Microelectronics Group"}]},{"given":"Chang","family":"Wu","sequence":"additional","affiliation":[{"name":"State-Key Lab of ASIC and Systems, School of Microelectronics, Fudan University,Shanghai,China,200433"}]}],"member":"263","reference":[{"key":"ref4","article-title":"LegUp: An Open-Source High-Level Synthesis Tool for FPGA-Based Processor\/Accelerator Systems","volume":"1","author":"canis","year":"2012","journal-title":"ACM Trans Embed Comput Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.62794"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"journal-title":"Vivado HLS Optimization Methodology Guide UG1270","year":"2018","author":"xilinx","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1995.518568"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822105"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"ref1","first-page":"71","article-title":"Code Transformations Based on Spectulative SDC Scheduling","author":"lattuada","year":"0","journal-title":"Int'l Conf on Computer Aided Design"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983520.pdf?arnumber=8983520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:16Z","timestamp":1755627076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983520\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983520","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}