{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T02:40:35Z","timestamp":1755830435777,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983522","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Method to Design 5-Bit Burst Error Correction Code against the Multiple Bit Upset (MBU) in Memories"],"prefix":"10.1109","author":[{"given":"Jia-Qiang","family":"Li","sequence":"first","affiliation":[{"name":"Microelectronics Center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"Li-Yi","family":"Xiao","sequence":"additional","affiliation":[{"name":"Microelectronics Center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"Liu","family":"He","sequence":"additional","affiliation":[{"name":"Microelectronics Center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"Hao-Tian","family":"Wu","sequence":"additional","affiliation":[{"name":"Microelectronics Center, Harbin Institute of Technology,Harbin,China,150001"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"2037","DOI":"10.1109\/TCSII.2018.2817390","author":"li","year":"2018","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"journal-title":"IEEE International Conference on Solid-state and Integrated Circuit Technology","year":"0","author":"li","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2332","DOI":"10.1109\/TVLSI.2014.2357476","author":"saiz-adalid","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1109\/TVLSI.2017.2766361","author":"li","year":"2018","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref4","first-page":"349","author":"dutta","year":"0","journal-title":"IEEE VLSI Test Symp"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","author":"hsiao","year":"1970","journal-title":"IBM J Res Develop"},{"key":"ref6","first-page":"655","author":"calienes","year":"0","journal-title":"IEEE Midwest Symp Circuits Syst"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1836","DOI":"10.1109\/TNS.2013.2260357","author":"black","year":"2013","journal-title":"IEEE Trans Nucl Sci"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/TCSII.2014.2368262","author":"neale","year":"2015","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1109\/55.843160","author":"satoh","year":"2000","journal-title":"IEEE Electron Device Lett"},{"key":"ref2","first-page":"29","author":"vishvakarma","year":"2015","journal-title":"IEEE Int Syst Nanoelectron"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6715-2"},{"key":"ref9","first-page":"129","author":"zhu","year":"0","journal-title":"IEEE Int Symp Defect and Fault Tolerance in VLSI Syst"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983522.pdf?arnumber=8983522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:24:30Z","timestamp":1755800670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983522","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}