{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:01:23Z","timestamp":1755799283028,"version":"3.44.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983537","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 5-bit, 87-fs Step, Constant-Slope, Charge-Sharing-Based Encoding Digital-to-Time Converter in 130nm CMOS"],"prefix":"10.1109","author":[{"given":"Junyao","family":"Wang","sequence":"first","affiliation":[{"name":"The Key lab of IMS, School of ECE, Peking University Shenzhen Graduate School,Shenzhen,China"}]},{"given":"Hairui","family":"Wang","sequence":"additional","affiliation":[{"name":"The Key lab of IMS, School of ECE, Peking University Shenzhen Graduate School,Shenzhen,China"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[{"name":"The Key lab of IMS, School of ECE, Peking University Shenzhen Graduate School,Shenzhen,China"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3768-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757387"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/81.883331"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/TCSII.2006.885397","article-title":"Propagation delay of an RC-chain with a ramp input","volume":"54","author":"rosario","year":"2007","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref8","first-page":"2992","article-title":"A 2GHz 244 fs-Resolution 1.2 ps-Peak-INL Edge Interpolator-Based Digital-to-Time Converter in 28nm CMOS","author":"sievert","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref2","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE ISSCC"},{"key":"ref9","first-page":"93","article-title":"A 15-uW, 103-fs, 5-bit Capacitor-DAC-based Constant-Slope Digital-to-Time Converter in 28nm CMOS","author":"chen","year":"2017","journal-title":"IEEE A-SSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983537.pdf?arnumber=8983537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:20Z","timestamp":1755627080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983537","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}