{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T17:50:35Z","timestamp":1762019435549,"version":"build-2065373602"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983553","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A Low-delay Configurable Register for FPGA"],"prefix":"10.1109","author":[{"given":"Zhi-Yin","family":"Lu","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jia-Feng","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Yun-Bing","family":"Pang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Zheug-Jie","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Yu-Fan","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jin-Mei","family":"Lai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6466684"},{"key":"ref3","first-page":"511","article-title":"High Effective Dynamic Reconfigurable Registers in FPGA","author":"hai-zhou","year":"2009","journal-title":"Journal of Fudan University (Natural Science)"},{"key":"ref5","first-page":"33","article-title":"Xilinx Inc","year":"2017","journal-title":"Virtex-5 FPGA data sheet"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"ref1","first-page":"108","article-title":"Enhancements in Ultra Scale CLB Architecture","author":"shant","year":"0","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983553.pdf?arnumber=8983553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:24:30Z","timestamp":1755800670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983553","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}