{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:55Z","timestamp":1756771435846,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983558","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology"],"prefix":"10.1109","author":[{"given":"Hong-Chen","family":"Li","sequence":"first","affiliation":[{"name":"Microelectronic center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"Li-Yi","family":"Xiao","sequence":"additional","affiliation":[{"name":"Microelectronic center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"Jie","family":"Li","sequence":"additional","affiliation":[{"name":"Microelectronic center, Harbin Institute of Technology,Harbin,China,150001"}]},{"given":"He","family":"Liu","sequence":"additional","affiliation":[{"name":"Microelectronic center, Harbin Institute of Technology,Harbin,China,150001"}]}],"member":"263","reference":[{"key":"ref10","first-page":"216","author":"mavis","year":"0","journal-title":"IEEE International Reliability Physics Symposium Proceedings (IRPS)"},{"key":"ref11","first-page":"1","author":"mitra","year":"2006","journal-title":"Combinational logic soft error correction"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2169457"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref14","first-page":"1","author":"lin","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.01.005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422845"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2162745"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.06.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2704062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2206814"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.02.012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.048"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983558.pdf?arnumber=8983558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:23:24Z","timestamp":1756754604000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983558","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}