{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:44:04Z","timestamp":1757616244853,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983580","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Research on Area Modeling Methodology for FPGA Interconnect Circuits"],"prefix":"10.1109","author":[{"given":"Yunbing","family":"Pang","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jiqing","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Zhiyin","family":"Lu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Zhengjie","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Yufan","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University,Shanghai,China,200433"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.33"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031318"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577325"},{"key":"ref2","first-page":"256","article-title":"Area estimation and optimization of FPGA routing fabrics","author":"smith","year":"0","journal-title":"2009 International Conference on Field Programmable Logic and Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983580.pdf?arnumber=8983580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:10:10Z","timestamp":1757095810000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983580","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}