{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:18:49Z","timestamp":1725754729676},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983583","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T06:04:26Z","timestamp":1581055466000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Systematic Construction of Resistor Ladder Network for N-ary DACs"],"prefix":"10.1109","author":[{"given":"Manato","family":"Hirai","sequence":"first","affiliation":[]},{"given":"Shuhei","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Arai","sequence":"additional","affiliation":[]},{"given":"Anna","family":"Kuwana","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Tanimoto","sequence":"additional","affiliation":[]},{"given":"Yuji","family":"Gendai","sequence":"additional","affiliation":[]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/72.410359"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.78244"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2015.7458367"},{"journal-title":"Analog VLSI and Neural Systems","year":"1989","author":"mead","key":"ref2"},{"journal-title":"Data Converters","year":"2007","author":"maloberti","key":"ref1"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983583.pdf?arnumber=8983583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:09Z","timestamp":1657854789000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983583","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}