{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:01:21Z","timestamp":1755799281938,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/asicon47005.2019.8983587","type":"proceedings-article","created":{"date-parts":[[2020,2,7]],"date-time":"2020-02-07T01:04:26Z","timestamp":1581037466000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An FPGA based verification platform for pipeline ADC digital calibration technology"],"prefix":"10.1109","author":[{"given":"Yuehong","family":"Gang","sequence":"first","affiliation":[{"name":"Naval Architecture & Marine Engineering College, Shandong Jiaotong University,Weihai,China,264209"}]},{"given":"Min","family":"Luo","sequence":"additional","affiliation":[{"name":"Microelectronic R&D Center, Harbin Institute of Technology in Weihai,Weihai,China,264209"}]},{"given":"Mingyu","family":"Wang","sequence":"additional","affiliation":[{"name":"Naval Architecture & Marine Engineering College, Shandong Jiaotong University,Weihai,China,264209"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2018.9010030"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886327"},{"key":"ref6","first-page":"2890","article-title":"Implementation of a 12-bit 40-MS\/s Sample-and-Hold Circuit with a Ring Amplifier[J]","volume":"45","author":"wei","year":"2017","journal-title":"Acta Electronica Sinica"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref7","article-title":"Research on Reconfigurable System Based on Novel FPGAs[D]","author":"xu","year":"2008","journal-title":"Journal of Zhejiang University"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2884352"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4745948"}],"event":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","start":{"date-parts":[[2019,10,29]]},"location":"Chongqing, China","end":{"date-parts":[[2019,11,1]]}},"container-title":["2019 IEEE 13th International Conference on ASIC (ASICON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8963812\/8983425\/08983587.pdf?arnumber=8983587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:11:13Z","timestamp":1755627073000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8983587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asicon47005.2019.8983587","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}